


Fig.1



094946 0139  
FIG. 1

a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	0	0	0	0	0	0
c: DECISION FORMAT	N	N	N	N	N	N	P	N
(1) CONTROL METHOD OF 8 CELL BUFFER								
a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	0	0	0	0	0	0
d: DUMMY CELL	0	0	1	1	1	0	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(2) CONTROL METHOD OF 8 CELL BUFFER								
a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	0	0	0	0	0	0
e: INVALID CELL	0	0	1	0	1	0	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(3) CONTROL METHOD OF 8 CELL BUFFER								

Fig.3

a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	0	0	0	0	0	0
d: DUMMY CELL	0	0	0	0	1	0	0	0
e: INVALID CELL	0	0	1	0	0	0	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(4) CONTROL METHOD OF 8 CELL BUFFER								
a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	0	0	1	1	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(5) CONTROL METHOD OF 8 CELL BUFFER								
a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	1	0	1	0	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(6) CONTROL METHOD OF 8 CELL BUFFER								
a: SC	0	1	2	3	4	5	6	7
b: RECEIVED CSI	0	0	1	0	1	0	0	0
e: INVALID CELL	0	0	1	0	0	0	0	0
c: DECISION FORMAT	N	N	N	N	P	N	N	N
(7) CONTROL METHOD OF 8 CELL BUFFER								

095946-0111

Fig.4




FIG. 4




Fig.5

Fig.6




Fig.7




FIG. 8






FIG. 9

Fig.9




Fig.10





Fig.11



The diagram illustrates a frame data processing circuit with the following components and connections:

- Inputs:** CSI, INVALID, POINTER WITH PARITY, LOAD VALUE, RBUF READ DATA, and COUNT INPUT (IN UNITS OF BYTE).
- Check Units:**
  - 15a CSI CHECK UNIT:** Receives CSI and outputs OK to 15d.
  - 15b INVALID CHECK UNIT:** Receives INVALID and outputs OK to 15d.
  - 15c POINTER FIELD CHECK UNIT:** Receives POINTER WITH PARITY and outputs POINTER = 0-93 and PARITY OK to 15d.
- 15d FRAME COUNTER LOAD CONDITION DECISION UNIT:** Receives OK signals from 15a, 15b, and 15c. It outputs LOAD CONTROL to 15j and 15e.
- 15j BOUNDARY DOWN COUNTER:** Receives LOAD VALUE and LOAD CONTROL. It outputs a signal to an AND gate and provides COUNT INPUT to 15f.
- AND Gate:** Receives signals from 15j and 15e. Its output is LOAD CONTROL, which is fed back to 15j.
- 15e FRAME DOWN COUNTER:** Receives LOAD CONTROL and COUNT INPUT. It outputs CTR = 0 to 15f.
- 15f FRAME POSITION COMPARING UNIT:** Receives signals from 15j and 15e. It outputs to 15g.
- 15g EXCESSIVE DATA DISCARD UNIT:** Receives RBUF READ DATA and output from 15f. It outputs to 15h.
- 15h DUMMY DATA GENERATING UNIT:** Receives output from 15g and provides COUNT INPUT to 15f.
- 15i SELECTOR:** Receives output from 15h and provides COUNT INPUT to 15f. It outputs FRAME DATA.

Fig.13





FIG. 13


Fig.14

SC	CSI	INVALID	FRAME COUNTER	P FORMAT HAS BEEN ADDED	DECISION PROCESSING	NOTE
0.2. 4	1	0	d.c	d.c.	P FORMAT IS MAINTAINED	*1
	1	1	1	d.c.	P FORMAT IS MAINTAINED	*2
	1	1	0	d.c.	CHANGED TO NON-P FORMAT	*3
	0	0	1	d.c.	CHANGED TO P FORMAT	*4
1.3. 5.7.	0	0	0	d.c.	NON-P FORMAT IS MAINTAINED	
	0	1	1	d.c.	CHANGED TO P FORMAT	*3
	0	1	0	d.c.	NON-P FORMAT IS MAINTAINED	*2
	0	0	d.c	d.c.	NON-P FORMAT IS MAINTAINED	
6	1	0	d.c	d.c.	CHANGED TO NON-P FORMAT	ASSUMING AS CSI ERROR
	d.c	d.c	d.c	0	P FORMAT IS MAINTAINED	BAND IS COMPULSORILY ADJUSTED
	1	0	d.c	1	P FORMAT IS MAINTAINED	*1
	1	1	0	1	CHANGED TO NON-P FORMAT	*3
	0	0	0	1	NON-P FORMAT IS MAINTAINED	
	0	1	0	1	NON-P FORMAT IS MAINTAINED	*2

- \*1 RECOGNIZED AS NORMAL POINTER
- \*2 ASSUMED AS MULTIPLE BIT ERROR INCLUDING CRC AND EP
- \*3 ASSUMED AS MULTIPLE BIT ERROR INCLUDING CSI AND EP
- \*4 ASSUMED AS DUMMY CELL

Fig.15










Fig.17

- ODD NUMBER SC IS NON-P FORMAT AT ALL TIMES.
- ONE P FORMAT EXISTS IN ONE CYCLE AT ALL TIMES.
- NUMBER OF BYTES UP TO BOUNDARY IS SET IN ITS OFFSET FIELD.
- 0-93 ARE SET IN OFFSET FIELD IF IT INDICATES BOUNDARY.
- OTHER EVEN NUMBER SC IS NON-P FORMAT.
- SC=6 BECOMES P FORMAT IF THERE IS NO BOUNDARY IN ONE CYCLE AND 127 IS SET IN OFFSET FIELD.

Fig.18





Fig.19

	RESULT OF CRC-3 OPERATION	RESULT OF PARITY CHECK	STATE	MODE TRANSITION
DURING CORRECTION MODE	OK	OK	SN IS VALID	
	NG	NG	1 BIT IS CORRECTED BY CRC-3 ERROR BIT DECISION AND SN IS VALID	TRANSITION TO DETECTION MODE
	OK	NG	CORRECTION BY PARITY BIT IS DONE AND SN IS VALID	TRANSITION TO DETECTION MODE
	NG	OK	CORRECTION CANNOT BE DONE DUE TO MULTIPLE BIT ERROR AND SN IS INVALID	TRANSITION TO DETECTION MODE
DURING DETECTION MODE	OK	OK	SN IS VALID	TRANSITION TO CORRECTION MODE
	NG	NG	NOT CORRECTED AND SN IS INVALID	
	OK	NG	NOT CORRECTED AND SN IS INVALID	
	NG	OK	NOT CORRECTED AND SN IS INVALID	

Fig. 20






Fig.21